Category:TRIPS architecture
| Upload media | |||||
| Instance of |
| ||||
|---|---|---|---|---|---|
| |||||
 | |||||
TRIPS (Tera-op, Reliable, Intelligently adaptive Processing System) is a microprocessor being designed by a team at the University of Texas at Austin in conjunction with IBM, Intel, and Sun Microsystems.
Media in category "TRIPS architecture"
The following 13 files are in this category, out of 13 total.
-
TRIPS Data Tile.svg 283 × 159; 13 KB
-
Trips diephoto rot.jpg 500 × 500; 190 KB
-
TRIPS Execution Tile.svg 273 × 181; 12 KB
-
Trips floorplan.jpg 646 × 648; 119 KB
-
TRIPS Global Control Tile.svg 283 × 266; 17 KB
-
TRIPS Instruction Tile.svg 301 × 195; 13 KB
-
TRIPS Register Tile.svg 283 × 177; 15 KB
-
TRIPS-Architektur.svg 698 × 503; 37 KB
-
TRIPS-Prototype Layout.jpg 576 × 576; 495 KB
-
TRIPS-Prototype Layout2.jpg 1,904 × 1,903; 3.07 MB
-
TRIPS-Prototype Package.jpg 409 × 364; 138 KB
-
TRIPS-Prototype Tiles Layout.svg 443 × 478; 96 KB
-
TRIPS-Tiles.svg 524 × 446; 100 KB
