File:NOR gate layout.png

NOR_gate_layout.png(600 × 433 pixels, file size: 22 KB, MIME type: image/png)

Captions

Captions

Add a one-line explanation of what this file represents

Summary edit

Description

Shows a CMOS implementation of a NOR gate.

Also used at http://www.sccs.swarthmore.edu/users/06/adem/engin/e77vlsi/lab3/
Date 20 November 2009 (original upload date)
Source No machine-readable source provided. Own work assumed (based on copyright claims).
Author No machine-readable author provided. Miquel puig assumed (based on copyright claims).

Licensing edit

Public domain I, the copyright holder of this work, release this work into the public domain. This applies worldwide.
In some countries this may not be legally possible; if so:
I grant anyone the right to use this work for any purpose, without any conditions, unless such conditions are required by law.

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current12:41, 20 November 2009Thumbnail for version as of 12:41, 20 November 2009600 × 433 (22 KB)Miquel puig (talk | contribs)== Summary == Shows a CMOS implementation of a NOR gate. Also used at http://www.sccs.swarthmore.edu/users/06/adem/engin/e77vlsi/lab3/ == Licensing == {{PD-self|date=November 2007}} Category:Logic Category:Logic gates

There are no pages that use this file.

File usage on other wikis

The following other wikis use this file: